



D FLIP FLOP





<u>CLK</u>	<u>D</u>	<u>Q</u>
<u>RISING EDGE</u>	0	0 ←
<u>RISING EDGE</u>	1	1 →
<u>NON RISING</u>	X	Q →

$$Q_{next} = D$$


$$Q_{n+1} = D_n$$

DIVIDE-BY-TWO




ASYNCHRONOUS COUNTER ←

"RIPPLE" COUNTER



MSB	Q_3	Q_2	Q_1	Q_0	LSB
	0	0	0	0	
	0	0	0	1	
	0	0	1	0	
	0	0	1	1	
	0	1	0	0	
	0	1	0	1	
	0	1	1	0	
	0	1	1	1	
	1	0	0	0	
	1	0	0	1	
	1	0	1	0	
	1	0	1	1	
	1	1	0	0	
	1	1	0	1	
	1	1	1	0	
	1	1	1	1	

SYNCHRONOUS COUNTER




Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	1	1
0	0	1	0
0	0	0	1
0	1	0	0
0	1	0	1

$$Q_{1, \text{next}} = Q_{0, \text{prev}} \oplus Q_{1, \text{prev}}$$

$$Q_{2, \text{next}} = (Q_{0, \text{prev}} \oplus Q_{1, \text{prev}}) \oplus Q_{2, \text{prev}}$$



SHIFT REGISTER





	Q_3	Q_2	Q_1	Q_0	D
	0	0	0	0	1
→	0	0	0	1	0
→	0	0	1	0	1
→	0	1	0	1	1
→	1	0	1	1	1

~~MUX~~


RING OSCILLATOR



A	B	\overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0




JK FLIP FLOP



J	K	Q _{next}
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}


@ RISING EDGE


SYNCHRONOUS
COUNTER





SHIFT REGISTER.


	J	K	Q_{n+1}
0	0	0	Q_n
1	0	1	0
0	1	0	1
1	1	1	Q_n













BINARY ARITHMETIC

HALF-ADDER

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$S = A \oplus B$$

$$C = AB$$



Full Adder

A	B	C_i	S'	C_o
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1




BINARY ADDITION

$A_3 A_2 A_1 A_0$

$B_3 B_2 B_1 B_0$

```

  0111 7
+ 1001 9
-----
 10000 16 ✓
  
```



NEGATIVE NUMBERS

2's complement: FLIP ALL BITS & ADD 1

d	b
0	000
1	001
2	010
3	011
<hr/>	
-1	111
-2	110
-3	101
-4	100

e.g. $2 - 3$:

$$\begin{array}{r} 010 \\ + 101 \\ \hline 111 \Rightarrow -1 \end{array}$$

$-1 - 3$:

$$\begin{array}{r} 111 \\ + 101 \\ \hline 1100 \Rightarrow -4 \end{array}$$

$3 \rightarrow -3$

$3 = 011$
 STEP 1: 100
 STEP 2: $101 \rightarrow$ BINARY REP. OF -3

MULTIPLICATION

eg $3 \times 5 = 15$

ANSWER

$$\begin{array}{r} 011 \\ 101 \\ \hline 011 \\ 000 \\ 011 \\ \hline 01111 \end{array}$$

DIVISION

$$\begin{array}{r} 101 \\ 11 \overline{) 1111} \\ \underline{11} \\ 01 \\ \underline{0} \\ 11 \end{array}$$

$15 \div 3 = 5$




DIGITAL HARDWARE TTL

LOGIC LOW \rightarrow 0 - 0.4 V [nominal 0 V]


LOGIC HIGH \rightarrow 3 - 5 V [nom. 4.75 V]

PROPAGATION DELAY \sim 10 ns


FANOUT \sim 10



DIGITAL HARDWARE TTL



A	B	out = \overline{AB}
0	0	1
0	1	1
1	0	1
1	1	0



A OR B IS LOGIC LOW

Q₂ BASE IS PULLED TO GROUND

Q₃ OFF
OUTPUT → HIGH



A AND B ARE HIGH

→ OUTPUT PULLED LOW

DIGITAL HARDWARE


CMOS

COMPLEMENTARY



$V_{in} = +1 \rightarrow V_{out} \rightarrow 0$ [n channel]
 $V_{in} = 0 \rightarrow V_{out} \rightarrow 1$

PHASE-LOCKED LOOP



→ NULL DETECTION: NEGATIVE F.B., SO OUTPUT TENDS TO ZERO [APT. FROM SMALL ERROR SIGNAL]

→ DC/LF SIGNAL SENT INTO VCO ENCODES PHASE OF VIN

VCO OUTPUT IS "COPY" OF INPUT SIGNAL: CLOCK DISTRIBUTION


PHASE DETECTOR

TYPE I : LEVEL-SENSITIVE

TYPE II : EDGE-SENSITIVE


SWAMP

TYPE I : e.g. SWITCHED FETs w/ OP AMP




ANOTHER POSSIBILITY: DIGITAL COMPARATOR

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



$\rightarrow \langle \text{XOR} \rangle = \frac{1}{\pi} |\pi - \phi|$

DIGITAL PHASE DETECTOR



LOCK RANGE: RANGE OF FREQUENCY OVER WHICH PLL REMAINS LOCKED, PROVIDED IT WAS INITIALLY LOCKED

CAPTURE RANGE: RANGE OF FREQ. OVER WHICH PLL WILL FIND A LOCK.