


# PHASE-LOCKED LOOP



→ NULL DETECTION: NEGATIVE F.B., SO OUTPUT TENDS TO ZERO [APT. FROM SMALL ERROR SIGNAL]

→ DC/LF SIGNAL SENT INTO VCO ENCODES PHASE OF VIN

VCO OUTPUT IS "COPY" OF INPUT SIGNAL: CLOCK DISTRIBUTION


# PHASE DETECTOR

TYPE I : LEVEL-SENSITIVE ←

TYPE II : EDGE-SENSITIVE



SWAMP

TYPE I : e.g. SWITCHED FETs w/ OP AMP




# ANOTHER POSSIBILITY: DIGITAL COMPARATOR

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



$\rightarrow \langle \text{XOR} \rangle = \frac{1}{\pi} |\pi - \phi|$

# DIGITAL PHASE DETECTOR



LOCK RANGE:

RANGE OF FREQUENCY OVER WHICH PLL REMAINS LOCKED,  
PROVIDED IT WAS INITIALLY LOCKED.

-----


CAPTURE RANGE:

RANGE OF FREQ. OVER WHICH PLL WILL FIND  
A LOCK.

TYPE II P.D.

[EDGE-SENSITIVE]




CMOS





→ CHARGE/DISCHARGE CAP  
DEPENDING ON WHETHER INPUT LEADS/LAGS VCO

→ INTERNAL DIGITAL LOGIC ("STATE MACHINES")






$[CONST. \frac{dV}{dt} FROM CURRENT SOURCE]$



INTERNAL LOGIC



PC2 out

○ LEAD

N/c

→ □ LAG

# PHASE DETECTOR COMPARISON

TYPE I

TYPE II

INPUT DUTY CYCLE

50%

IRRELEVANT

LOCK ON HARMONIC?

YES

NO

NOISE REJECTION

GOOD

POOR

RIPPLE @  $2f_{in}$

HIGH

LOW

CAPTURE RANGE


$f_c \leq f_{lock}$

$f_c = f_{lock}$



# LOOP STABILITY

KEY POINT: VCO INTEGRATES PHASE ERROR



→ LIKE A SINGLE-POLE RC LOW-PASS / INTEGRATOR  
→ INTEGRATOR  $90^\circ$  DEG. PHASE SHIFT [FACTOR  $\frac{1}{j\omega}$ ]

LOOP GAIN: ~~.....~~

$$K_P \cdot K_F \cdot \frac{K_{VCO}}{j\omega}$$


VOLTS / RAD      DIM. LESS      RAD/S / VOLT

-----      -----      -----

-----      -----      -----

←


# DESIGN OF FILTER?






$$K_F = \frac{1 + j\omega R_4 C}{1 + j\omega (R_3 C + R_4 C)}$$

$$\frac{1}{R_3 C} \rightarrow \text{"POLE"}$$



$$\frac{1}{R_4 C} \rightarrow \text{"ZERO"}$$



BODE



# BODE



$$f_1 = \frac{1}{2\pi R_3 C}$$

$$f_2 = \frac{1}{2\pi R_4 C}$$


$R_3 C \rightarrow$  SETS RESPONSE TIME OF PLL

$\rightarrow$  PLL NEEDS TO BE FAST ENOUGH TO FOLLOW VARIATIONS OF INPUT SIGNAL, OTHERWISE LOWER FREQ. GIVES BETTER NOISE PERFORMANCE


$R_4/R_3 \rightarrow$  DETERMINES DAMPING/OVERSHOOT TYP.  $f_{max} = (3-5) \times f_2$

# P2L APPLICATIONS


## FREQUENCY MULTIPLICATION



Q3.



# FM DEMODULATION



# AM DETECTION [HOMODYNE]

