



BETTER: R/2R LADDER



$$I = \sum_x \frac{V_{REF}}{2^{N-x-1}} \frac{1}{2R} P_x ;$$

$$P_x = 0 \text{ or } 1$$



DIGITAL WORD CONTROLS SWITCH SETTINGS

VIRTUAL GROUND

AD CONVERSION

e.g. Audio $\approx 20 \text{ kHz} \rightarrow 20 \text{ kHz}$

CD: 44 kHz SAMPLING RATE
2 x 16 bit CHANNELS [\approx 1:65K RESOLUTION]


MP3: 16 kHz SAMPLING RATE
8 bit CHANNEL 1:256 RESOLUTION

TRADEOFF IN ADC: SPEED vs RESOLUTION
BANDWIDTH DYNAMIC RANGE

OTHER CONSIDERATIONS: LINEARITY, ABSOLUTE ACCURACY, ETC.

FAST : PARALLEL ENCODING / FLASH ADC

n BITS: DIVIDE V_{FS} INTO 2^n EQUAL INTERVALS
[REQ. $2^n - 1$ COMPARATORS]




RETURN BINARY ADDRESS
OF HIGHEST COMPARATOR
THAT IS ASSERTED

2 BIT OUTPUT

~ 20 ns PROPAGATION DELAY
[COMPARATORS + ENCODER]

HIGHER RESOLUTION, SLIGHTLY SLOWER
 " 1/2 FLASH "


ANALOG DATA



$[2^{N/2} - 1] \times 2$ COMPARATORS $\approx 2^{(N/2 + 1)}$




$\approx 1/2$ AS FAST AS FULL FLASH

IN LAB : SIMPLE ADC BASED ON
BINARY COUNTER + DAC IN FEEDBACK LOOP



VARIANT OF SINGLE-SLOPE ADC

SINGLE SLOPE ADC



DIGITAL OUTPUT

→ USE COMPARATOR TO STOP BINARY COUNTER THAT IS CLOCKED @ FREQUENCY f_0

FOR INPUT VOLTAGE V_x ,
$$N_x = f_0 \Delta t = f_0 RC \frac{V_x}{V_0}$$


$$\frac{N_x}{f_0 RC} \rightarrow \text{DIGITAL REPRESENTATION OF } V_x$$


→ STRICT DEMANDS ON FREQUENCY STABILITY, ACCURACY OF CAP & COMPARATOR


BETTER: DUAL SLOPE ADC

① CHARGE CAP FOR FIXED TIME @ RATE PROPORTIONAL TO ANALOG INPUT VOLTAGE

② THEN DISCHARGE CAP ALL THE WAY TO ZERO @ FIXED CURRENT








$$t_2 = \frac{V_c(t_1)}{I_{DISCH}} = \frac{I_{CHARGE} \cdot t_1}{I_{DISCH}} \quad \text{and} \quad I_{CHARGE} = \frac{V_x}{RC}, \quad I_{DISCH} = \frac{V_{REF}}{RC}$$

$$t_2 = \frac{V_x}{V_{REF}} \cdot t_1 = \frac{V_x}{V_{REF}} \cdot \frac{N_0}{f_0} \quad \Rightarrow \quad N_x = \frac{V_x}{V_{REF}} \cdot N_0$$

→ NO EXPLICIT DEPENDENCE ON f_0, C



$$N_x = \frac{V_x}{V_{\text{REF}}} \cdot N_0$$

* CHOOSE CHARGING INTERVAL TO BE INTEGER MULTIPLE OF 60 Hz PERIOD
 → INSENSITIVITY TO LINE INTERFERENCE

PRECISE BUT SLOW

APPLICATION OF SINGLE/DUAL SLOPE ADCs

→ PULSE HEIGHT ANALYZER

→ ADC FOLLOWED BY MULTICHANNEL SCALER [COUNTER]


→ INPUT V_x [PULSE HEIGHT, \propto ENERGY OF INCIDENT RADIATION]

→ PRODUCE A BINARY ADDRESS VIA THE ADC

$V_x \rightarrow N_x$ [ADDRESS OF A PARTICULAR SCALER/COUNTER]

e.g., 10 BIT ADC → 2^{10} CHANNELS/SCALERS

EACH SCALER INVOLVES N-BIT COUNTER, e.g. $N=20$
 $2^{20} \sim 10^6$




SUCCESSIVE APPROXIMATION ADC ←

→ MODERATELY FAST, MODERATELY HI-RES.

1. SET EACH BIT OF A DAC IN TURN & COMPARE DAC OUTPUT TO V_x w/ COMPARETOR
2. IF $V_x > V_{DAC}$, KEEP THE BIT & SET NEXT MOST SIG. BIT
3. IF $V_x < V_{DAC}$, SET THE BIT TO 0 & SET NEXT MOST SIG. BIT



ETC. //


N BITS REQUIRES N STEPS [8-12 BITS : 1-50 μ s]



COMPARATOR FEEDS D INPUTS OF SAR

PRESET :
WHENEVER
 \bar{P} GOES LOW,
 $Q \rightarrow 1$






e.g. ~~FS = 10V~~
4B, 5S

... 2 ³	2 ²	2 ¹	2 ⁰	x FS
→ 1/2	1/4	1/8	1/16	
<u>5V</u>	2.5V	1.25V	0.625V	



~~V_x = 6V~~

→ DAC output from SAR



$V_D = 5.625V$

1001

e.g. $FS = 10^{\circ}V$
 $4B, 5S$

2^3	2^2	2^1	2^0	
$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	$\frac{1}{16}$	$\times FS$
$5V$	$2.5V$	$1.25V$	$0.625V$	

$V_x = 8V$



x

x

x

x

x

$$\begin{array}{r} \hline 5V \\ 1000 \end{array}$$

$$\begin{array}{r} \hline 7.5 \\ 1100 \end{array} \quad \begin{array}{r} \hline 8.75 \\ 1110 \end{array} \quad \begin{array}{r} \hline 8.125 \\ 1101 \end{array}$$

$\Rightarrow V_D = 7.5V$

1100

e.g. $FS = 10^{\circ}V$
 $4B, 5S$

2^3	2^2	2^1	2^0	
$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	$\frac{1}{16}$	$\times FS$
$5V$	$2.5V$	$1.25V$	$0.625V$	

$V_x = 0.8V$

x

x

x

x

x

$\frac{\quad}{5V}$

$\frac{\quad}{2.5}$

$\frac{\quad}{1.25}$


$\frac{\quad}{0.625}$

\Rightarrow

$V_D = 0.625V$


0001

CHARGE-BALANCING ADC Δ - Σ




$V_x < 0 \rightarrow$ DRIVES OUTPUT POSITIVE
 DRIVES COMPARATOR NEGATIVE
 THIS CAUSES $Q \rightarrow 0$ [INJECT CHARGE BALANCING PULSE]


CHARGE-BALANCING ADC Δ - Σ



CHARGE-BALANCING ADC Δ - Σ



CHARGE-BALANCING ADC Δ - Σ



$V_x < 0 \rightarrow$ DRIVES OUTPUT POSITIVE
 DRIVES COMPARATOR NEGATIVE
 THIS CAUSES $Q \rightarrow 0$ [INJECT CHARGE BALANCING PULSE]

SUMMARY



→ FLASH

→ SINGLE/DUAL SLOPE

{ SAR
ΔΣ

SPEED

FAST [$\sim 20\text{ns}$]

SLOW [$\sim \text{ms}$]

MEDIUM [$\sim \mu\text{s}$]

MEDIUM [$1-10 \mu\text{s}$]

RESOLUTION

POOR [$\rightarrow \sim 10\text{bit}$]

EXCELLENT [$\sim 24\text{bit}$]

MODERATE [$\sim 16-20\text{bits}$]

MODERATE [$\sim 16-20\text{bits}$]