

FPGA

FIELD PROGRAMMABLE GATE ARRAY

CONFIGURABLE BLOCKS OF DIG. LOGIC

⋈

CONFIGURABLE INTERCONNECTS

CAN BE PROGRAMMED / REPROGRAMMED MANY TIMES

TYPES OF PROGRAMMABLE DIGITAL LOGIC

SPLD SIMPLE PROGRAMMABLE LOGIC DEVICE

CPLD COMPLEX PROG. LOGIC DEVICE

→ HIGHLY CONFIGURABLE, w/ FAST DESIGN &
MOD. TIMES, BUT LIMITED FUNCTIONALITY

ASIC

APPLICATION SPECIFIC INTEGRATED CIRCUIT

HIGH DEGREE OF FUNCTIONALITY, BUT NOT CONFIGURABLE

FPGA [XILINX 1984 ... CATCH ON IN '90s]

ARRAY OF

→ CONFIGURABLE LOGIC BLOCKS [CLBs]


PROGRAMMABLE INPUT/OUTPUT BLOCKS [IOB]

BLOCK RAM

DLL TO SYNCHRONIZE FUNCTIONAL ELEMENTS


ALL LINKED BY PROGRAMMABLE INTERCONNECT FABRIC

CLB
IOB
RAM
DLL




INSIDE CLB :

→ "LOGIC CELL" [XILINX] "LOGIC ELEMENT" [ALTERA]



→ "LOOK UP TABLE" : REPRESENTS TRUTH TABLE FOR ARBITRARY BINARY FUNCTION






n - input LUTs

2^n POSSIBLE STATES

n input LUT CAN BE CONFIGURED
AS $2^n \times 1$ RAM

\Rightarrow LUTs in CLBs can BE REPURPOSED
AS DISTRIBUTED RAM





FAST CARRY LOGIC



INTERCONNECTED LOGIC CELLS

ALLOWS EFFICIENT IMPLEMENTATION
OF COUNTERS / ADDERS

[REDUCED HARDWARE RESOURCES
+ HIGHER OPERATION SPEED]

"CARRY CHAINS"

PROGRAMMABLE WIRING



→ PROGRAMMABLE
→ SWITCHES

XILINX

→ "SLICE" = 2 x LOGIC CELL

→ CLB : 4 x SLICE

∴ CLB INVOLVES 8 LOGIC CELLS

IF 4 INPUT LUT PER LOGIC CELL [16 x 1 RAM]

1 CLB CAN YIELD

SINGLE PORT

16 x 8

32 x 4

64 x 2

128 x 1

RAM

DEPTH ↗


↖ WIDTH

EMBEDDED MULTIPLIERS, ADDERS,

MACs


↳ "MULTIPLY and ACCUMULATE"



EMBEDDED MICROPROCESSORS / CORES



GENERAL ROUTING
MATRIX (GRM)

3-STATE
CONNECTIONS
BET'N
CLB & GRM





TRISTATE LOGIC :

IF G IS HIGH,
 OUTPUT OF GATE IS
 HIGH OR LOW

IF G IS LOW,
 OUTPUT IS

OPEN CIRCUIT


STATIC RAM

DATA STORED IN FLIP FLOP REGISTERS

BLOCK RAM IS DISTRIBUTED RAM


Static RAM

DATA STORED IN FLIP FLOP REGISTERS




Block RAM vs Distributed RAM

- { SINGLE-PORT : ONLY ONE AGENT CAN READ/WRITE
- { DUAL-PORT : 2 AGENTS CAN READ/WRITE




Clock Rows



Global Clock Columns

Global Clock Spine



DLL → CLOSED LOOP CORRECTION OF DELAY
BETW INPUT CLOCK & DISTRIBUTED CLOCK

```
module addbit(
```

```
  a,  
  b,  
  ci,  
  sum,  
  co  
);
```

DECLARE PORTS

```
input a;  
input b;  
input ci;
```

```
output sum;  
output co;
```

```
wire a;  
wire b;  
wire ci;  
wire sum;  
wire co;
```


```
assign {co,sum} = a + b + ci;
```

```
endmodule
```

HDL
HDL
HDL

INPUT
SUM-OUT
OUTPUT


FULL ADDER



→ VHDL (EUROPE)
→ VERILOG (US)

~.

MODULE
INSTANCE




```

module adder(
  result,
  carry,
  r1,
  r2,
  ci
);

```

```

input [3:0] r1;
input [3:0] r2;
input ci;

```

```

output [3:0] result;
output carry;

```

```

wire [3:0] r1;
wire [3:0] r2;
wire ci;
wire [3:0] result;
wire carry;

```

```

wire c1;
wire c2;
wire c3;

```

INTERNAL VARIABLES

```

addbit u0(r1[0],r2[0],ci,result[0],c1);
addbit u1(r1[1],r2[1],c1,result[1],c2);
addbit u2(r1[2],r2[2],c2,result[2],c3);
addbit u3(r1[3],r2[3],c3,result[3],carry);



```

IMPLICIT INSTANTIATION

```

endmodule

```



```
module tb();  
  reg [3:0] r1, r2;  
  reg ci;  
  wire [3:0] result;  
  wire carry;
```

initial begin

```
  // Dump waves  
  $dumpfile("dump.vcd");  
  $dumpvars(1);  
  
  $display("time\t r1 r2 ci result carry");  
  
  $monitor("%g %b %b %b %b %b",  
    $time, r1, r2, ci, result, carry);
```

```
  r1 = 0;  
  r2 = 0;  
  ci = 0;  
  #10 r1 = 10;  
  #10 r2 = 2;  
  #10 ci = 1;  
  #10  
  $finish;  
end
```

```
  adder U(result,carry,r1,r2,ci);
```

endmodule


TESTBENCH



edaplayground.com

#10 1010
 0010





time	r1	r2	ci	result	carry
0	0000	0000	0	0000	0
10	1010	0000	0	1010	0
20	1010	0010	0	1100	0
30	1010	0010	1	1101	0

$v_1 \rightarrow 10$ "a"
 $v_2 = 0$
 $v_1 + v_2 = a$

$v_1 = a$
 $v_2 = 2$
 $a + 2 = c$

$a + 2 + 1 = d$

time r1 r2 ci result carry

0 0000 0000 0 0000 0
10 1010 0000 0 1010 0
20 1010 0110 0 0000 1
30 1010 0110 1 0001 1

